has been described and tested on silicon. The circuits presented constitute an interesting alternative for performing very low voltage continuous-timc filtering in standard CMOS mixcd-mode designs. 
Introduction; The increasing market for portable electronic equipment has pushed industry to produce circuit designs with very low power consumption. To accomplish this requirement it is necessary to develop new design techniques that allow circuits to meet the speed specifications with lower power consumption. An analogue voltage buffer is a useful building block in analogue and mixed-signal designs for some applications like analogue testing or signal monitoring [I-31. One of the main features of an analogue buffer is to have low input capacitance as it loads the node under test. In this Letter a new and simple voltage buffer realisation with low input capacitancc and low power consuniption is prescntcd.
Flipped voltage follower (FVF) (41:
Consider the common drain amplificr shown in Fig. la , which is coinnionly used as a voltage buffer. If body effect is ncglcctcd, the output voltage of this circuit follows the input voltage with thc exception of a DC level shift [2] .
i.e. V, = Vi+ Vi;, Concerning the large-signal bchaviour, this circuit is able to sink a large current fioin the load, but its sourcing capability is limited by the biasing current sourcc f , ] . A drawback of this circuit is that current through transistor MI depends on the output current, so that Vyd is not constant and, hence, for resistive loads, the voltage gain is less than unity. In the following analysis the circuit in Fig. 1 h will be denoted 'flippedvoltage-follower' or FVF.
Diferential FVF: A differential structure based on the FVF cell can be constructed adding an extra transistor M3 connected to node A (Fig. IC) . As indicated in the preccding Section, the impedance at node A is very low and its voltage is approximately constant for large input signals. A differential voltage Vl-V3 generates current variations in M3 (and M2). Mjp was of 20fF for the buffer in Fig. 2u and b and 32fF for the buffer of Fig. 2c . This shows the low input capacitance of the proposed buffcr.
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Vo (Fig. 3a) Vo (Fig. 3a) Fig Conclusions: A new compact voltage buffer has bccn proposed. It has class-AB operation that providcs low power operation while maintaining high slew rate capabilitics. This buffer is suitablc for monitoring analogue signals without loading the node under test and to transfcr the voltage to high capacitive load. Simulation rcsults have been shown that dcmonstrate the opcration principle.
